INTRODUCTION PB-3-2
Artificial neural networks provide a specific approach to distributed parallel processing based on actual neurophysiological models. Recently there has been active studies for VLSI implementation of neural networks [l] , which require huge number of memory devices storing synaptic weights to accomplish a learning process. A key technology for hardware integration is how to implement a la,rge number of such memory devices into a small area. In this research, an EEPROM has a large potential as an analog memory for neural networks, because an analog memory is superior in area occupancy to a digital memory. But an existing EEPROM cell has following weak points which require a complex circuitry for learning; the floating-gate potential varies in inverse proportion to logarithm of number of input pulses, and write/erase operation requires a separate time period from the network activity. In the present paper, we report fabrication of a new analog memory and improved characteristics measured.
The new analog memory comprises a tunnel junction, a thin-film transistor(TFT), and a MOSFET which were designed in nMOS technology with 4pm design rules.
DEVICE DESIGN
An improved structure of a MOSFET with a floating-gate has been proposed by Fujita Figure 2 shows the structure of the fabricated analog memory SDAM. We used a thermal oxide film of poly-Si as the tunneling barrier for the charge injection part. Beiause the oxide film for tunneling is generally thicker than that of single-crystal Si, which results in a smaller capacitance. A small ratio of Cr to Cz improves the linearity between the floating-gate voltage and the input pulse number. All components of the analog memory(the TFT, the tunnel junction, the capacitors, and the MOSFET) were formed by the depositions of two poly-Si films.
STRUCTURE AND IMPLEMENTATION
The channel of the TFT was formed by the undoped part of the first poly-Si layer. The ion implantation for the TFT and the MOSFET were carried out simultaneously in the present process. Figure 3 shows a photograph of the fabricated analog memory SDAM.
EXPERIMENTALS

Process
The junction size is 4pm by 4trtm, and the thickness of the tunnel barrier is about 200A. We made the poly-Si layers for the tunnel junctions under three kinds of different conditions where the gas sources are Si2H6 at the deposition temperature of 550C, SiHa at 600C, ild SiH4 at 650C. The arsenic ion implantation for the fiist poly-Si layer and source/drain of MOSFET has been performed at 
SDAM characteristics
The stored charges in an SDAM change the drain current of the component MOSFET of the SDAM. Figure 6 shows the results measured for the drain current as a function of the number of input pulses (injection/extraction) for four values of the pulse widths. The input pulse amplitude, the switching voltage for the TFT, and the source-drain and the control gate voltages of the component MOSFET .t' *'/"' / '.,'!' ,/ are 16V, 8V, 5V and 8V, respectively. The result shown in Fig.6 
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